A Method for Eliminating Skew Introduced by Non-uniform Buuer Delay and Wire Lengths in Clock Distribution Trees
نویسنده
چکیده
Non-uniformities in buuer delays and wire lengths introduce skew in clock distribution trees. Previous techniques exist for eliminating skew introduced by each of these causes, not both. This method uses a pair of matched variable delay lines to eliminate skew caused both by diiering buuer delays and wire lengths.
منابع مشابه
A Method for Eliminating Skew Introduced by Non-uniform Bu er Delay and Wire Lengths in Clock Distribution Trees
Non-uniformities in bu er delays and wire lengths introduce skew in clock distribution trees. Previous techniques exist for eliminating skew introduced by each of these causes, not both. This method uses a pair of matched variable delay lines to eliminate skew caused both by di ering bu er delays and wire lengths. This report describes research done at the Arti cial Intelligence Laboratory of t...
متن کاملProcess-Variation Robust and Low-Power Zero-Skew Buffered Clock-Tree Synthesis Using Projected Scan-Line Sampling
Process-variation induced skew has become one of the major contributors to the clock-skew in advanced technologies. Since process-variation induced skew is roughly proportional to clock-delay, it is preferable to design zero-skew clock-trees and have minimum clock-delay to reduce both unintentional and process-variation induced skews. In this paper, we propose a zero-skew buffered clock-tree sy...
متن کاملOn the Bend Minimization in Clock Tree Networks
Vias in Clock Distribution Networks (CDNs) are one of the major sources of signal degradation and delay uncertainty. Also they may impact circuit reliability due to their sensitivity to process variations. With feature size reduction these variations will manifest themselves in adverse effects on clock skew and clock jitter. Therefore, via reduction becomes one of the challenging research areas...
متن کاملAn automatic clock tree design system for high-speed VLSI designs: planar clock routing with the treatment of obstacles
1. Introduction: As digital Integrated Circuits (ICs) are driven at higher and higher clock frequencies, the need for a better clock net routing scheme has become essential. For complex ASICs (or VLSI), circuit designers ensure proper timing by carefully planning and implementing the distribution of clocks throughout the circuit. This part of the design process is critical because poor clock di...
متن کاملImplementation of a thermal management unit for canceling temperature-dependent clock skew variations
Thermal gradients across the die are becoming increasingly prominent as we scale further down into the sub-nanometer regime. While temperature was never a primary concern, its non-negligible impact on delay and reliability is getting significant attention lately. One of the principal factors affecting designs today is timing criticality, which, in today’s technologies is mostly determined by wi...
متن کامل